FORM PTO-1390 DEPARTMENT OF COMMERCE PATENT AND (REV 5-93)	D TRADEMARK OFFICE	ATTORNEY'S DOCKET NO. 851663.417USPC
TRANSMITTAL LETTER TO	THE UNITED STATES	U.S. APPLICATION NO. (If known, see37
DESIGNATED/ELECTED	OFFICE (DO/EO/US)	CFR 1.509/674355
CONCERNING A FILING	•	Unknown
INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED
PCT/SG98/00031	30 April 1998 (30.04.1998)	30 April 1998 (30.04.1998)
TITLE OF INVENTION AUTOMATIC BRIGHTNESS LIMITATION	ON FOR AVOIDING VIDEO SIGNA	L CLIPPING
APPLICANT(S) FOR DO/EO/US YEE, Chee, Weng; GE, Wei, Guo; and DES	SDDE7 IF COADANT Vonn	
Applicant herewith submits to the United States	Designated/Elected Office (DO/EO/US)	the following items and other information:
1. This is a FIRST submission of items		
<u> </u>	NT submission of items concerning a fi	
3. This express request to begin national	al examination procedures (35 U.S.C. 3	
priority date.	•	he 17th month from the carnest claimed
5. A copy of the International Applicat		
_	uired only if not transmitted by the Inte	rnational bureau).
b. has been transmitted by the	International Bureau.	
c. is not required, as the appli	cation was filed in the United States Re	ceiving Office (RO/US).
6. A translation of the International Ap	plication into English (35 U.S.C. 371(c)(2)).
7. Amendments to the claims of the Int	ernational Application under PCT Artic	ele 19 (35 U.S.C. 371(c)(3)).
a. are transmitted herewith (re	equired only if not transmitted by the In	ternational Bureau).
b. have been transmitted by the	ne International Bureau.	
c. have not been made; hower	ver, the time limit for making such ame	ndments has NOT expired.
d. have not been made and wi	ill not be made.	
8. A translation of the amendments to t	he claims under PCT Article 19 (35 U.S	S.C. 371(c)(3)).
9. An oath or declaration of the inventor	or(s) (35 U.S.C. 371(c)(4)).	
10. \square A translation of the annexes to the In 371(c)(5)).	nternational Preliminary Examination R	eport under PCT Article 36 (35 U.S.C.
Items 11 to 16 below concern document(s)	or information included:	
11. An Information Disclosure Statemer	at under 37 CFR 1.97 and 1.98.	
12. An assignment document for recording included.	ing. A separate cover sheet in complian	nce with 37 CFR 3.28 and 3.31 is
13. A FIRST preliminary amendment. A SECOND or SUBSEQUENT prel	liminary amendment.	
14. A substitute specification.	-	
15. A change of power of attorney and/o	or address letter.	
16. Other items or information:		
Postcard and check for filing fees.		
1 0000000 00000000000000000000000000000		

EXPRESS MAIL MAILING LABEL
NUMBER EL615229595US
DATE OF DEPOSIT 30 October 2000
I hereby certify that this paper or fee is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C F R 1.10 on the date indicated above and is addressed to Assistant Commissioner for Patents, Washington D C 20231-0001.

Signature

amue L

534 Rec'd PCT/PTO 3 0 OCT 2000

U.S. APPLICATION NO. (If	known, see 37 CER 1 5)	INTERNATIONAL APPLICAT		TTORNEY'S DOCKE 51663:417USPC	T NUMBER
Unknown	4227	PCT/SG98/00031	0:	CALCULATION	JS
17. The following fe				PTO USE ONLY	
Basic National Fee (37 C	FR 1.492(a)(1)-(5)):	O on IDO	\$ 860.00		ļ
Search Report has be	en prepared by the EP	O or JPO			
		aid to USPTO (37 CFR 1.482)			
No international preli	iminary examination f	ee paid to USPTO (cu CFR 1.4	182)		
but international sear	ch fee paid to USPTO	(37 CFR 1.445(a)(2))	\$ 710.00		
		. (
Neither international international	preliminary examinat ee (37 CFR 1.445(a)(2	on fee (37 CFR 1.482) nor 2)) paid to USPTO	\$1000.00		
	• 41 6	-: 14- TIONTO (27 CED 1 402)	`		
International prelimit	nary examination fee p	aid to USPTO (37 CFR 1.482) Article 33(2)-(4)	, \$ 100.00		
alid an Claims Sausing	su provisions of 1 C 1 2	111010 33(2) (+)	100.00		
		OPRIATE BASIC FEE A		= \$860.00	
Surcharge of \$130.00 for	furnishing the oath or	declaration later than 20	⊠ 30	\$130.00	
months from the earliest of			T 75 :		
Claims	Number Filed	Number Extra	Rate	Φ0.00	
Total Claims	17 - 20 =	0	x \$ 18.00 x \$ 80.00	\$0.00	
Independent Claims	4 - 3 =	1	+ \$270.00	\$270.00	-
Multiple dependent claim		L OF ABOVE CALCULA		\$1340.00	
7 1 1 1/ 6 (71)		licable. Verified Small Entity			
also be filed. (NOTE: 37		ilicable. Verified Sman Endity	Statement mus	\$.00	
also be filed. (NOTE, 37	CFR 1.9, 1.27, 1.20j	SUB	TOTAL =	\$1340.00	
Processing fee of \$130.00	for furnishing the En		20 30	\$.00	
months from the earliest of	claimed priority date (37 CFR 1.492(f)).	' - +		
		TOTAL NATION	NAL FEE =	\$1340.00	
Fee for recording the encl	losed assignment (37 (CFR 1.21(h)). The assignment	must be	\$.00	
accompanied by an appro	priate cover sheet (37	CFR 3.28, 3.31). \$40.00 per p			
		TOTAL FEES EN	CLOSED =		
				Amount to be refunded:	
				charged	
a. A check in the a	mount of \$1340.00 co	ver the above fees is enclosed.			
· ·				A dunlicate conv.c	f this sheet is
b. Please charge m enclosed.	y Deposit Account No	in the amount of \$_ to cover	the above lees.	A duplicate copy of	i uns sheet is
c. The Commission	ner is hereby authorize Deposit Account No. 1	ed to charge any additional feet 19-1090. A duplicate copy of t	s which may be this sheet is end	required, or credit a closed.	any
· ·		37 CFR 1.494 or 1.495 has no			CFR
NOTE: where an approp	Siled and granted to res	tore the application to pending	status.	A	OI II
1.137(a) of (b)) filest be i	inca and granted to re-	more the approach to personal		スー	
		67.		AAAA	
SEND ALL CORRESPO	ONDENCE TO:	SIGNATURI	E E	20001	
GASH, Eric, J.					
Seed Intellectual Property	y Law Group PLLC	Eric J. Gasl	<u>h</u>		
6300 Columbia Center		NAME			
701 5th Avenue		46,274			
Seattle, WA 98104-7092 United States of America			TION NUMBE	R	
(206) 622-4900	ı	REGISTRA			

PCT/SG98/00031

534 Rec'd PCT/PTO 3 0 0 CT 2000

-1-

AUTOMATIC BRIGHTNESS LIMITATION FOR AVOIDING VIDEO SIGNAL

CLIPPING

Field of the Invention

5

This invention relates to a method and apparatus for avoiding signal clipping in a video signal by automatically controlling brightness limitations.

Background Art

10

Television circuits are commonly designed or modified so as to further integrate the functions thereof to enable operate with low power consumption. However, discrepancies can arise when the power supply is reduced. For example, a clipping effect may occur when the signals reach a minimum or maximum voltage level. The signal may deteriorate in shape in these circumstances.

As far as waveform is concerned, the television circuit required to maintain a signal with desired dynamic amplitude, even if the power supply is reduced. Therefore, preventive measures may be required with the implementation of a brightness limitation block to avoid the black reference voltage level and the video signals from reaching undesirable levels. Furthermore, the black reference voltage level should be controlled in a constant manner.

Summary of the Invention

25 In accordance with the present invention, there is provided a video signal processing system comprising, for each colour channel, a control circuit and clamping circuit for generating a colour channel reference signal and controlling a colour channel video signal, and a brightness limitation circuit coupled to receive the colour channel reference signal from each of the colour channels and coupled to provide a feedback signal to regulate a brightness level of each video signal according to a comparison of a minimum signal level amongst the colour channel reference signals and a fixed reference signal level.

Preferably the brightness limitation circuit comprises a minimum detection circuit for detecting and outputting a minimum signal level from amongst the colour channel reference signals, and a comparator having as inputs the fixed reference signal level and the minimum signal level, so as to produce the feedback signal as output. In a particular embodiment of the invention, the comparator is coupled to receive the minimum signal level at its negative input and the fixed reference signal level at its positive input.

Preferably each control circuit includes a plurality of adders coupled in the signal path of the corresponding colour channel reference signal, wherein the feedback signal is coupled as input to one of the adders. The feedback signal may be coupled from the brightness limitation circuit to the control circuit by way of a brightness control circuit which enables manual brightness adjustment of the colour channels.

- 15 In one form of the invention each control circuit includes an adder circuit coupled in the signal path of the corresponding colour channel video signal, wherein a feedback signal from the clamping circuit, generated according to the colour channel video signal and the colour channel reference signal, is coupled as input to the adder circuit.
- 20 The present invention also provides a video signal processing circuit for regulating colour channel video information signals, comprising a minimum signal detector for detecting a minimum signal level amongst a plurality of colour channel reference signals, a comparator which compares the minimum signal level with a fixed voltage reference signal and generates a corresponding output, and an additive feedback coupling of the comparator output signal and each of the colour channel reference signals.

The present invention further provides a video signal brightness controller, comprising:

a plurality of colour channel control means each coupled to receive as input a respective colour channel video signal and colour channel reference signal and generate a respective adjusted colour channel video signal and adjusted colour channel reference signal;

a plurality of clamping means, each clamping means corresponding to a respective colour channel control means and being coupled to receive as input the respective adjusted colour channel video signal and adjusted colour channel reference signal and produce a corresponding clamping feedback signal; and

a brightness limitation means coupled to receive the adjusted colour channel reference signal from each colour channel control means and produce a corresponding brightness feedback signal;

wherein each of the colour channel control means includes a first adder in path of the colour channel video signal, to which the clamping feedback signal is coupled, and a second adder in the path of the colour channel reference signal, to which the brightness feedback signal is coupled.

Brief Description of the Drawings

15 The invention is described in greater detail hereinafter, by way of example only, with reference to a preferred embodiment thereof and the accompanying drawings, wherein:

Figure 1 is a functional block diagram illustrating a known television signal control system;

Figure 2 is an illustration of a brightness curve;

Figures 3 and 4 illustrate of video signals from a known system;

Figure 5 is a circuit diagram of an output portion of a control block;

Figure 6 is a functional block diagram of a television signal control system incorporating a brightness limitation block according to an embodiment of the present invention;

Figure 7 is a block diagram of a brightness limitation circuit;

Figure 8 is a simplified functional block diagram of a video signal control system according to an embodiment of the present invention; and

Figure 9 shows several voltage range diagrams illustrating the operation of an embodiment of the invention.

Detailed Description of the Preferred Embodiments

Figure 1 shows a fundamental functional block diagram of an existing system 2 for controlling the signals of red, green and blue channels before these signals are distributed to the display tube of a television. Basically, this system includes, for each of the red, green and blue channels, a control block (4^R,4^G,4^B)and a clamp block (6^R, 6^G, 6^B), a brightness block 8, a cut-off (CO) fine tuning (DC) block 10 and a cut-off (CO) block 12. Since the control and clamp blocks are identical for each channel, only the red channel is discussed hereinbelow in the interests of clarity.

The control block 4 is mainly constructed using adders to control the video signals to present perfect pictures for display on the television screen. The appropriate CO brightness DC and clamping input signals are mixed together to generate accurate output signals, Rsignal, Gsignal, Bsignal, Rblack, Gblack and Bblack. The generated output Rsignal is an output signal that contains video information, while Rblack is an output signal that provides a black reference voltage level. The control block, however, is sensitive to the signals with low voltage, as discussed in greater detail hereinbelow.

The clamp block 6 receives Rsignal and Rblack as input signals from the control block 4. The clamp block is used to clamp the Rsignal signal, which means that Rsignal is aligned with the Rblack signal, as illustrated in Figure 2, to maintain a stable black level or picture brightness. The output signal from the clamp block 6, iclpR is fed back to the control block 4 to determine the amplitude difference between the Rsignal and Rblack signals for performing further alignment if necessary.

25 The brightness block 8 is used to adjust the black reference voltage level Rblack. Brightness can be adjusted by the user with the use of remote control or from the television set itself. The CO fine tuning (DC) block 10 is used to fine tune the black reference voltage level which is controlled by the internal circuit as described below. The signals for brightness adjustment consists of ibriR, ibriG and ibriB, and the signals for DC adjustment comprise idcR, idcG and idcB, and are passed to the respective control blocks (Figure 1).

The cut off block 12 is used to control the red, green and blue electron guns so as to provide an accurate black reference voltage level. This is required because signals for the electron guns have a high spread. Manual cut off adjustment is usually performed at the manufacturing stage. Tuning has to be done if the quality of one colour is different from a defined colour. This adjustment is made with the use of a potentiometer or by bus control whereby information is stored in a memory circuit of the television. On the other hand, automatic cut off adjustment can be done with a feedback loop configuration. Both methods allow correction signals of icoR, icoG and icoB to be varied from Vco(min) to Vco(max) as shown in Figure 2.

10 With reference to Figure 2, Rblack is an output signal that provides a black reference voltage level which is used for clamping purpose so that a constant black level can be maintained. Rsignal is an output signal which contains the red channel video information. A maximum signal clipping zone and minimum signal clipping zone are indicated in the figure and are referred to as forbidden zones, whereby both Rsignal and Rblack signals are prohibited from falling into these zones. However, the Rsignal signal can be fine tuned and adjusted with three adjustments. Namely, cut-off (CO) adjustment, brightness adjustment and CO fine tuning (DC) adjustment. Taking Vrblck as the black reference voltage level, the Rblack signal is able to swing from Vco(min) to Vco(max) when CO adjustment is being tuned. Similarly the Rblack signal is able to swing from Vbri(min) to Vbri(max) when brightness adjustment is being tuned. Likewise, the Rblack signal is able swing from Vdc(min) to Vdc(max) when DC adjustment is being tuned. During initialization, at time tl, when the television set is turned on, the Rsignal signal has to be aligned along the Rblack signal progressively. Alternately, alignment has to be made when any of the three adjustments has been fine tuned or adjusted. As a result, the signal of Rsignal also has a constant black level as it is in line with the Rblack signal.

25

Total adjustment is the addition of CO adjustment, brightness adjustment and DC adjustment. An equation of for the overall adjustment Vtotal is as shown below:

Total adjustment = CO adjustment + brightness adjustment + DC adjustment

30 (Equ. 1)

Vtotal = Vco + Vbri + Vdc (Equ. 2)

10

Figure 3 illustrates a video signal obtained from an existing system that operates with a 9 Volt power supply. Various voltages for the system as shown in Table 1, below, are based on assumption only.

Table 1

Names of Waveform	Voltage (Volt)
Black to White (B/W) Pulse	3 Vp-p
Vrblck (typical)	3 volts
Vco (Maximum/Minimum)	+/- 1 Volt
Vbri (Maximum/Minimum)	+/- 0.9 Volt
Vdc (Maximum/Minimum)	+/- 0.15 Volt

15 To compute the voltages of Vtotal(max) and Vtotal(min)

$$Vtotal = Vco + Vbri + Vdc from (Equ. 2)$$

$$Vtotal(max) = (1 + 0.9 + 0.15) Volts$$

$$= +2.05 Volts$$

20 Vtotal =
$$Vco + Vbri + Vdc$$
 from (Equ. 2)
Vtotal(min) = $(-1 - 0.9 - 0.15)Volts$
= $-2.05 Volts$

Typically, Rblack signal is set at the black reference voltage level (Vrblck) which is 3 Volts.

25 Based on the calculation as shown above, this signal is allowed to swing positive by 2.05 Volts and negative by 2.05 Volts. In other words, it is able to vary from 0.95 Volt to 5.05 Volts. A further 3 Volts is required by the black to white (B/W) pulse with the contrast level set to maximum. Hence, the maximum level of the video signal is 8.05 Volts. A voltage margin of 0.95 Volts is reserved for sharpness adjustment and over modulation to occur. As such neither of the Rsignal and Rblack signals falls into the maximum and minimum signal limitation zones.

Thus, no problem is encountered with typical video amplitude.

Figure 4 illustrates a video signal obtained from an existing system that operates with an 8 Volt power supply. The objective of power supply reduction is to achieve a system that is able to function with low power consumption. At the same time, it must be able to maintain a video signal with reasonable dynamic amplitude. However, difficulties have been encountered in these circumstances.

The black reference voltage level (Vrblck) is compensated to 2.2 Volts as the power supply is reduced by 1 Volt. Similarly, Vrblck is allowed to swing positive by 2.05 Volts and negative by 2.05 Volts. Likewise, 3 Volts is required by the black to white pulse with the contrast level set to maximum. Hence, the maximum level of the video signal is 7.25 Volts.

To compute the range of Vrblck level, consider the following:

15

Let Vrblck be the final result of the black reference voltage level, and Vrblck(current) be the present black reference voltage level.

$$Vrblck = Vrblck(current) + Vtotal$$
 (Equ. 3)

Therefore, Vrblck(maximum) = (2.2 + 2.05) Volts

= 4.25 Volts

and Vrblck(minimum) = (2.2 - 2.05) Volt

= 0.15 Volt

Based on the calculated results, the Rblack signal is only allowed to vary from 0.15 Volts to 4.25 Volts in this instance. A voltage margin of 0.75 Volt is reserved for further B/W pulse adjustment as mentioned before. This implies that the maximum signal clipping zone is not affected, however the minimum signal clipping zone is affected by the Rblack signal.

Figure 5 shows a circuit 20 of an output portion of a control block. Basically, it consists of an emitter follower Q1 coupled to a transistor Q2 which is biased at a fixed voltage, Vbias. Assume that, the Rblack signal (OUT) is allowed to fall to a voltage level of Vrblck(minimum) which is

-8-

as low as 0.5 Volt. Based on the calculation as shown above, it shows that Rblack signal (OUT) has reached to a voltage level of 0.15 Volt. This implies that the Rblack signal has already fallen into the minimum signal limitation zone. Hence, the voltage level (Vrblck) of Rblack signal is too low for Q2 to function properly. As such, it causes Q2 to operate in saturation.

5

In order to alleviate this problem, the television circuit can be equipped with a brightness limitation block, which can provide the following:

- 1. Prevention of the black reference voltage level (Rblack) and the video signal (Rsignal) from entering into the minimum signal clipping zone.
- 10 2. Provision of the brightness block with a precise correction signal, limiting the brightness.
 - 3. Maintenance of a constant black reference voltage level at Vrblck minimum.
 - 4. Maintenance of a video signal with dynamic amplitude.

In order to overcome the above mentioned difficulties, a brightness limitation block 32 can be implemented in the system 30 as shown in Figure 6. Signals of Rblack, Gblack, and Bblack from the respective control blocks 4^R, 4^G, 4^B are connected to the inputs of the brightness limitation block 32. The output of the brightness limitation block, Brilim is fed back to the brightness block 8. With this configuration, it contributes the difference between the existing system and the proposed system.

20

With reference to Figure 7, a simple exemplary implementation of the brightness limitation block 32 is shown, including a comparator 34. A minimum detector 36 is introduced before the input of the comparator, which can be easily done using diodes. The output of the minimum detector is applied to the negative input of the comparator while the positive input of the comparator is maintained with a fixed voltage, Vrblck (minimum) with respect to ground.

The function of the minimum detector 36 is to select only one of the three input signals with the lowest voltage. Subsequently, this signal is reflected on the output of the minimum detector.

30 A comparison is made between the voltage at the negative input and the positive input of the comparator 34. If the voltage at the negative input is less than Vrblck(minimum) at the positive

input of the comparator, a signal will be generated at the output, Brilim. The signal at Brilim will correspond to the amplitude between Vrblck(minimum) and the signal at the negative input of the comparator. This correction signal is fedback to the input of the brightness block 8. As such, the signal of Rblack is prohibited from entering the minimum signal clipping zone.

5

On the other hand, if the voltage at the negative input is greater than the Vrblck(minimum) at the positive input of the comparator, no signal is generated at the output, Brilim. Therefore, it is not necessary to add to the signal being passed to the brightness block as it did not enter beyond the minimum signal clipping zone.

10

Figure 8 shows a simplified block diagram of the circuit 30 shown in Figure 6 (for the red channel only), to further elaborate the detailed operation of the new system. Basically, the control block 4 comprises four adders: three adders are included along the Rblack signal path and one adder is included along the Rsignal path. The brightness block 8 is used to provide brightness adjustment, the CO fine tuning block 10 is used to provide DC adjustment, and the Cut-Off block 12 is used to provide CO adjustment.

As described above, if the Rblack signal from the control block 4 is less than Vrblck(minimum), a correction signal, Brilim, will be generated and fedback to the brightness block. In the brightness block the correction signal, Brilim, may be combined with a manual brightness adjustment signal, using an adder or the like, to form the ibriR signal provided to the control block. Subsequently, this signal is added to the Rblack signal so as to avoid it from falling into the minimum signal limitation zone.

Alignment is performed with the use of the clamp block 6. A comparison is made between the Rblack and Rsignal signals. An iclpR signal is then generated at the output of the clamp block which indicates the amplitude difference of both signals if they are different. Eventually, iclpR signal is added into the Rsignal signal. As such, the Rsignal signal is superimposed on the Rblack signal and alignment has been done.

30

Example calculations are set forth below to illustrate how the Rblack signal is prevented from

entering the minimum signal limitation zone with the implementation of the brightness limitation block as described above.

Example 1

5 Assume that Vrblck(current) = 2.2 volts,

Vco(minimum) = -1 Volt,

Vdc(minimum) = -0.15 Volt,

and the brightness limitation block is intended to prevent Vrblck from falling below 0.5 Volt. It is possible then to determine what is the Vbri(minimum) that is required to be added into the control block.

Thus, Vbri = -0.55 Volt, ideally Vbri(minimum) = -0.9 Volt

15

Therefore, Vbri from the brightness block would be greater than -0.55 Volt, otherwise, it will cause Vrblck to fall into the minimum signal limitation zone. This indicates that there is a significant increase of voltage, Vbri from -0.9 Volt to -0.55 volt, to provide the correction (refer Figure 9).

20

Example 2

Assume that Vrblck(current) = 2.2 Volts,

Vco = -0.8 Volt, and

Vdc (minimum) = -0.15 Volt.

25 It is possible then to determine the minimum Vbri.

 $0.5 = 2.2 - 0.8 \ 0.15 - Vbri$

Hence, Vbri = -0.75 Volt, ideally minimum Vbri = -0.9 Volt

30

Therefore, Vbri from the brightness block should not be greater than -0.75 Volt. This indicates that there is a significant increase of voltage Vtri, from -0.9 Volt to -0.75 Volt, to provide the correction (Refer figure 9).

- 5 Based on simulation results of this system, it has been shown that the black reference voltage level and the video signal are prevented from entering into the minimum signal clipping zone. Moreover, a constant black reference voltage level and the video signal with dynamic amplitude are maintained.
- 10 The foregoing detailed description of the preferred implementations of the present invention has been presented by way of example only, and is not intended to be considered limiting to the invention as defined in the appended claims.
- Throughout this specification and the claims which follow, unless the context requires otherwise, the word "comprise", and variations such as "comprises" and "comprising", will be understood to imply the inclusion of a stated integer or step or group of integers or steps but not the exclusion of any other integer or step or group of integers or steps.

Claims

A video signal processing system comprising, for each colour channel, a control circuit and clamping circuit for generating a colour channel reference signal and controlling
 a colour channel video signal, and a brightness limitation circuit coupled to receive the colour channel reference signal from each of the colour channels and coupled to provide a feedback signal to regulate a brightness level of each video signal according to a comparison of a minimum signal level amongst the colour channel reference signals and a fixed reference signal level.

10

- 2. A video signal processing system as claimed in claim 1, wherein the brightness limitation circuit comprises a minimum detection circuit for detecting and outputting a minimum signal level from amongst the colour channel reference signals, and a comparator having as inputs said fixed reference signal level and said minimum signal level, and 15 producing said feedback signal as output.
 - 3. A video signal processing system as claimed in claim 2, wherein said comparator is coupled to receive said minimum signal level at its negative input and said fixed reference signal level at its positive input.

20

4. A video signal processing system as claimed in claim 2 or 3, wherein each said control circuit includes a plurality of adders coupled in the signal path of the corresponding colour channel reference signal, and wherein said feedback signal is coupled as input to one of said adders.

25

5. A video signal processing system as claimed in claim 4, wherein said feedback signal is coupled from the brightness limitation circuit to the control circuit by way of a brightness control circuit which enables manual brightness adjustment of the colour channels.

- 6. A video signal processing system as claimed in claim 5, wherein said brightness control circuit incorporates an adder for combining the feedback signal with a manual brightness adjustment signal.
- 5 7. A video signal processing system as claimed in claim 4, further including at least one cut-off adjustment circuit coupled to provide input to a respective adder in the signal path of the colour channel reference signal in each control circuit.
- 8. A video signal processing system as claimed in any one of claims 1 to 7, wherein each said control circuit includes an adder circuit coupled in the signal path of the corresponding colour channel video signal, and wherein a feedback signal from said clamping circuit, generated according to the colour channel video signal and the colour channel reference signal, is coupled as input to the adder circuit.
- 15 9. A video signal processing circuit for regulating colour channel video information signals, comprising a minimum signal detector for detecting a minimum signal level amongst a plurality of colour channel reference signals, a comparator which compares said minimum signal level with a fixed voltage reference signal and generates a corresponding output, and an additive feedback coupling of said comparator output signal and each of said colour channel reference signals.
- 10. A video signal processing circuit as claimed in claim 9, including a brightness control circuit for adjusting the video signal brightness level by manual adjustment of said colour channel reference signals, wherein said additive feedback coupling of said comparator output signal is coupled through said brightness control circuit.
 - 11. A video signal brightness controller, comprising:
- a plurality of colour channel control means each coupled to receive as input a respective colour channel video signal and colour channel reference signal and generate a
 30 respective adjusted colour channel video signal and adjusted colour channel reference signal;

AMENDED CLAIMS


[received by the International Bureau on 03 March 1999 (03.03.99); new claim 13 added; remaining claims unchanged (1 page)]

a plurality of clamping means, each clamping means corresponding to a respective colour channel control means and being coupled to receive as input the respective adjusted colour channel video signal and adjusted colour channel reference signal and produce a corresponding clamping feedback signal; and

a brightness limitation means coupled to receive the adjusted colour channel reference signal from each colour channel control means and produce a corresponding brightness feedback signal;

wherein each said colour channel control means includes a first adder in path of the colour channel video signal, to which said clamping feedback signal is coupled, and a second adder in the path of the colour channel reference signal, to which said brightness feedback signal is coupled.

- 12. A video signal brightness controller as claimed in claim 11, wherein said brightness limitation means comprises a minimum signal level detector for detecting a minimum signal level amongst the plurality of adjusted colour channel reference signals, and a comparator for generating said brightness feedback signal on the basis of the detected minimum signal level and a fixed reference signal level.
- 13. A method for regulating colour channel video information signals, comprising the steps of detecting a minimum signal level amongst a plurality of colour channel reference signals, comparing said minimum signal level with a fixed voltage reference signal and generating a corresponding comparator output, and providing an additive feedback coupling of said comparator output signal and each of said colour channel reference signals.



SUBSTITUTE SHEET (RULE 26).

 $\langle \cdot \rangle$




Figure 2




Figure 3




Figure 4




Figure 5




Figure 7 SUBSTITUTE SHEET (RULE 26)






Figure 6





SUBSTITUTE SHEET (RULE 26)





タフ 4 0 0 0 1 / 「 / / / / / / / / / / / / / / Docket No.

DECLARATION AND POWER OF ATTORNEY UNDER 35 USC § 371(c)(4)FOR PCT APPLICATION FOR UNITED STATES PATENT

(1/3)

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below under my name;

I verily believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought, namely the invention entitled

WIRE ROD ROLLING LINE

described and claimed in international application number <u>PCT/JP00/00814</u> filed <u>on February 15, 2000</u>
I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

Under Title 35, U.S. Code § 119, the priority benefits of the following foreign application(s) filed within one year prior to my international application are hereby claimed;

Japanese Patent Application No. 11-037812 filed on February 16, 1999 Japanese Patent Application No. 11-055925 filed on March 3, 1999 Japanese Patent Application No. 11-227623 filed on August 11, 1999

The following application(s) for patent or inventor's certificate on this invention were filed in countries foreign to the United States of America either (a) more than one year prior to my international application, or (b) before the filing date of the above-named foreign priority application(s):

I hereby appoint the following as my attorneys of record with full power of substitution and revocation to prosecute this application and to transact all business in the Patent Office:

James A. Oliff, Reg. No.27,075; William P. Berridge, Reg. No.30,024;
Kirk M. Hudson, Reg. No.27,562; Thomas J. Pardini, Reg. No.30,411;
Edward P. Walker, Reg. No.31,450; Robert A. Miller, Registration No.32,771; and Mario A. Costantino, Registration No.33,565.

ALL CORRESPONDENCE IN CONNECTION WITH THIS APPLICATION SHOULD BE SENT TO OLIFF & BERRIDGE, P.O.BOX 19928, ALEXANDRIA, VIRGINIA 22320, TELEPHONE(703)836-6400.

I hereby declare that I have reviewed and understand the contents of this Declaration, and that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

1 1	Typewritten F	ull Name	Ryo			Takeda	
100	of Sole or Firs	t Inventor	Given Name	Middle Ini	tial	Family Name	
2	Inventor's Sign	nature	Dvo	Tabreda			
3	Date of Signat	ure		m ber	. 29	2000	
	Danidaması			onth, DX	Day	Year	
	Residence:		Kurashiki	<i>⊌^r ∧</i> Okayama		JAPAN	
	Citizenship:	Japanese	City	State or Pr	ovince	Country	
	(1)	ost Office Address nsert complete ma ddress, including	ailing	c/o Technical Resea Kawasakidori 1-cho 712-8074 JAPAN	arch Laborato me, Mizushir	ries , Kawasaki Steel Corporat na, Kurashiki-shi, Okayama	ion.
	4	caroo, monaging	oouniny)	112-0014 JAPAN			

Note to Inventor: Please sign name on line 2 exactly as it appears in line 1 and insert the actual date of signing on line 3.

IF THERE IS MORE THAN ONE INVENTOR USE PAGE 2 AND PLACE AN "X"HERE ☒

(3/3)

99 FOCO41

1 , W)	Typewritten Full Name	Takao_*		Ogawa
Mo	of Joint Inventor	Given Name	Middle Initial	Family Name
2	Inventor's Signature	Jakao	Ogava	
3	Date of Signature	Septe	ember 29	2000
		Month	Day	Year
	Residence:	Kurashiki JVX	Okayama State or Province	JAPAN Country
	Citizenship: Japanese	Oily	State of Flovince	Country
	Post Office Address: (Insert complete mai address, including co	ling Kawa	echnical Research Laborator sakidori_1-chome, Mizushim 8074 JAPAN	ies , Kawasaki Steel Corporation, a, Kurashiki-shi, Okayama
1	Typewritten Full Name			
	of Joint Inventor	Given Name	Middle Initial	Family Name
2	Inventor's Signature			
3	Date of Signature			
	Residence:	Month	Day	Year
	Trosiderioe.	City	State or Province	Country
	Citizenship:			
1	Typewritten Full Name of Joint Inventor	Given Name	Middle Initial	Family Name
2	Inventor's Signature			
3	Date of Signature	Month	Day	Year
	Residence:			154
	Citizenship:	City	State or Province	Country
	Post Office Address: (Insert complete mail address, including co			
1	Typewritten Full Name			
	of Joint Inventor	Given Name	Middle Initial	Family Name
2	Inventor's Signature			
3	Date of Signature	Manth	Davi	V
	Residence:	Month	Day	Year
		City	State or Province	Country
	Citizenship:	- W		
	Post Office Address: (Insert complete maili address, including co			

Note to Inventor: Please sign name on line 2 exactly as it appears in line 1 and insert the actual date of signing on line 3.

This form may be executed only when attached to the first page of the Declaration and Power of Attorney of the application to which it pertains.

ΔM	Typewritten Full		Shigeharu	,	Ochi
U	of Joint Inventer	الميان الميان	Given Name	Middle Initial	Family Name
:	Inventor's Signat	ure	Shigeha	ne Ochi	
	Date of Signature	e	. Septem	when 29, 20	סט
	Residence:		′Mont Niihama) ∤ ∖	h Day Ehime	Year JAPAN
			City	State or Province	Country
	Citizenship:	Japanese			
	(Ins	t Office Address ert complete ma ress, including o	iling <u>5-</u>	o Sumitomo Heavy Industries, l 2, Soubirakicho, Niihama-shi, E	Ltd. , Ehime 792-8588 Japan
(N)	Typewritten Full	Name	Takeshi		Tange
7 ¹	of Joint Inventor		Given Name	Middle Initial	Family Name
	Inventor's Signat	ure	TAKESHI	TANGE	
	Date of Signature	•	Neo	tember 29	, 2000
	_		Mont		Year
	Residence:		Niihama J	/ Ehime	Japan
	Citizenship:	Japanese	City	State or Province	Country
		Office Address		Sumitomo Heavy Industries, I	
	(Insc addi	ert complete ma ress, including o	iling <u>5-</u>	Sumitomo Heavy Industries, I 2, Soubirakicho, Niihama-shi, E	
	(Inse	ert complete ma ress, including o	iling <u>5-</u>	2, Soubirakicho, Niihama-shi, E	
	(Inso addi Typewritten Full I	ert complete ma ress, including o Va <i>me</i>	ailing <u>5-</u> country)	2, Soubirakicho, Niihama-shi, E	Ehime 792-8588 Japan
	(Insection additional and additional additio	ert complete ma ress, including o Va <i>me</i> ure	ailing <u>5-</u> country)	2, Soubirakicho, Niihama-shi, E	Ehime 792-8588 Japan
	(Insection addition of Joint Inventor Signature Date of Signature additions and the section and the section additional ad	ert complete ma ress, including o Va <i>me</i> ure	ailing <u>5-</u> country)	2, Soubirakicho, Niihama-shi, E e Middle Initial	Ehime 792-8588 Japan
	(Insertable) (Inse	ert complete ma ress, including o Va <i>me</i> ure	illing <u>5-:</u> country) Given Nam	2, Soubirakicho, Niihama-shi, E e Middle Initial	Ehime 792-8588 Japan Family Name
	(Insertable) (Inse	ert complete ma ress, including o Va <i>me</i> ure	Given Nam Given Nam City City	2, Soubirakicho, Niihama-shi, E e Middle Initial n Day	Ehime 792-8588 Japan Family Name Year
	(Insertable) (Inse	ert complete maress, including of Vame ure Office Addressert complete maress, including of	Given Nam Given Nam City City City Country)	2, Soubirakicho, Niihama-shi, E e Middle Initial Day State or Province	Family Name Year Country
	(Insertable) Typewritten Full I of Joint Inventor Inventor's Signature Date of Signature Residence: Citizenship: Post (Insertable) Typewritten Full I	ert complete maress, including of Vame Ure Office Addressert complete maress, including of Vame	Given Nam Given Nam City City	2, Soubirakicho, Niihama-shi, E e Middle Initial Day State or Province	Ehime 792-8588 Japan Family Name Year
	(Insertable) Typewritten Full I of Joint Inventor's Signature Date of Signature Residence: Citizenship: Post (Insertable) Typewritten Full I of Joint Inventor	ert complete maress, including of Vame Ure Office Addressert complete maress, including of Vame	Given Nam Given Nam City City City Country)	2, Soubirakicho, Niihama-shi, E e Middle Initial Day State or Province	Family Name Year Country
	(Insertable) Typewritten Full It of Joint Inventor's Signature Residence: Citizenship: Post (Insertable) Typewritten Full It of Joint Inventor's Signature Inventor's Signature	ert complete maress, including of Vame Ure Office Addressert complete maress, including of Vame	Given Nam Given Nam City City City Country)	e Middle Initial State or Province Middle Initial	Family Name Year Country
	(Insertable) Typewritten Full I of Joint Inventor's Signature Residence: Citizenship: Post (Insertable) Typewritten Full I of Joint Inventor's Signature Inventor's Signature	ert complete maress, including of Vame Ure Office Addressert complete maress, including of Vame	Given Nam City Given Nam Given Nam Given Nam	e Middle Initial State or Province Middle Initial	Family Name Year Country Family Name

address, including country)

Note to Inventor: Please sign name on line 2 exactly as it appears in line 1 and insert the actual date of signing on line 3.

This form may be executed only when attached to the first page of the Declaration and Power of Attorney of the application to which it pertains.